



TC2800 Before Final To: FAX: 1-703-872-9318

Voice Phone Number:

From: Graham S. Jones, II Attorney at Law

Address:

42 Barnard Avenue Poughkeepsle 12601-5023

Fax Number:

(845)485-9399

Voice Number: (845) 473-9118

FACSIMILE TRANSMITTAL LEGEND---->

Material transmitted herewith is intended only for the use of the addressee and may contain information that is, privileged, confidential and exempt from disclosure under the law. If you are not an authorized recipient, then any use hereof is prohibited. In such a case, please notify us of your receipt hereof by telephone at (845) 473-9118 or Email: graham@grahamjones.com

MESSAGE

Re: Ser. No. 09/870,531 filed 31 May 2001

Attorney Docket No.: FIS9-2000-0412-US1

Following the cover sheet are the original Transmittal Form plus the last five pages of a facsimile transmission in the above application which were being sent. Apparently the transmission was interrupted through no fault of my own during transmission about 8:50 PM last night. It is believed that the only pages missing were the marked copies of the amendments. The failure in transmission was discovered this morning about 10AM.

Respectfully submitted,

Graham S. Jones, II Reg. No. 20,429

Date: 5/06/03

Pages: 1 of

Please type a plus sign (+) inside this box -			Confirmation No		
PTO/S8/21 (08-00) Approved for use through 10/31/2002 OMB 0851-0031 U.S. Patent and Trademark Office. U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no parkons are required to respond to a collection of Information unless it diaplays a valid OMB control number.					
		-	Application Number	09/870,53	31
TRANSMITTAL			Filing Date	31 May 2001	
FORM			First Named Inventor	Peter J. Brofman	
(to be used for all correspondence after initial filing)			Group Art Unit	2815	
			Examiner Name	James M. Mitchell	
Total Number of Pages In This Submission		ssion 17	Attorney Docket Number	FIS9-200	00-0412-US1
ENCLOSURES (check all that apply)					
	d declaration(s) Request Hent Request Hority Reparts/	Consideration Consideration Consideration Petition Provision Power of Change Address Termina Reques	to Convert to a nal Application of Correspondence	to Group Appeal Con of Appeals Appeal Con (Access Notice, Proprietary Status Lett	osure(s) <i>(please</i>
SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Film or Individual name Graham S. Jones, II, Reg. No. 20,429					
Signature (L. C.)					
Date 5 May 2003					
CERTIFICATE OF MAILING					
I hereby cartify that this correspondence is being sent by Facsimile to the Commissioner for Patents on this <u>dete</u> to the <u>Facsimile</u> transmission Number 703-872-9318.					
Typed or printed name Graham S		, Jones, II			
Signature	Loty	1-25	Date		
Burden Hour Statement: This form is estimated to take 0.2 hours to complete: Time will vary depending upon the needs of the individual case. Any currentees on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Pathat and Trademark Office, DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA. 22313-1450.					

Serial No.: 09/870,531 Art Unit: 2827

VERSION WITH MARKINGS TO SHOW CHANGES MADE

Please amend the paragraph [0007] beginning at page 3, line 1 to read as follows:

--[0007] U.S. patent No. 6,184,060 of Siniaguine for "Integrated Circuits and Methods for Their Fabrication" describes formation of vias and contact pads [vias formed] on the back side of a silicon semiconductor chip. The vias and contact pads are formed by the process starting with forming tapered vias (openings) in the back of a workpiece comprising a silicon wafer by with an isotropic plasma etch of the via opening down into the silicon wafer through an aluminum or photoresist mask formed over the silicon. The via openings have [has] a depth at least as large as the final thickness of the wafer after the manufacturing process is completed. After the mask is removed, a thin conformal, glass or BPSG dielectric layer (1-2 µm thick) is formed over the substrate including the vias. Then a thin conformal blanket conductive layer (e.g. 0.8-1.2 µm thick) is formed over the dielectric layer of aluminum, gold or nickel. A planar glass layer is spun onto the surface of the conductive layer to fill the vias to provide a planar top surface of the wafer. The conductive layer may or may not have been patterned before the last step of filling the vias with the planar glass layer. Other layers to be a part of the device structure are then formed on top of the planarized surface of the workpiece including a dielectric layer and contact pads. Then the back side of the silicon wafer is etched by an atmospheric plasma etch with argon and carbon tetrafluoride in air. When the glass or BPSG dielectric layer becomes exposed, the silicon substrate is preferentially etched relative to the silicon dioxide dielectric layer by almost an order of magnitude difference with the silicon etching far more quickly. [The] Thus, the portions of the lower surface (back side) of the conductive layer formed in the via openings comprise contact pads for the back side of the chip which are exposed by the preferential etching away of the silicon. - -